Growing memory requirements are increasing interest in Compute Express Link (CXL) as a way to add capacity beyond locally attached memory. But engineers from OpenAI and Intel see limits to using the interconnect as a substitute for high-bandwidth memory (HBM) where bandwidth remains critical.