Peking University’s true-3D EDA tool gives Huawei’s LogicFolding chip roadmap critical design link

Peking University researchers have unveiled a prototype electronic design automation (EDA) tool built for “true-3D” chip design, offering a potential missing link for Huawei’s LogicFolding architecture and its broader Tau (τ) Scaling Law roadmap.