To meet the surging demand driven by AI, TSMC is upgrading its second wafer fab under construction in Kumamoto, Japan, to use more advanced 3nm process technology. This development was personally conveyed by TSMC chairman C.C. Wei to Japanese Prime Minister Sanae Takaichi.
TSMC’s 3nm bet in Japan signals a deeper Taiwan-Japan tech pact
06
Feb